Abstract -In today's digital computers, high speed logic operations are key challenges. To increase the signal processing speed of a conventional electronic processor it physically needs a significant raising of the dimensions scaling ratio of the semiconductor devices. This faces serious challenges in sub-nanometer scaling of solid state semiconductor devices. Processing of signals in the optical domain can be a suitable solution to solve this problem. An optical hard limiter can be used for several applications in all optical signal processing, such as mixed analogue and digital signal processing optical data converters, regenerators, attenuators, and comparators, and logic operations in optical digital computers. In this paper, an optical hard limiter is proposed based on using Highly Non-Linear Fibre (HNLF) and its use for performing digital logic operations simulated. The simulation results demonstrate the optical gate functionality and its performance at 200 GHz.
I. INTRODUCTION
The bandwidth demand for quad play services such as data, voice and ultra-high definition video streaming in wireless and mobile communication networks has grown significantly in recent years. This huge generated data traffic transportation in the network needs suitable network facilities to process the streaming traffic as fast as possible to prevent congestion in the network. Consequently, deployment of ultra-high-speed data networks infrastructure is essential to meet the need for higher capacities in signal transmission and signal processing.
Signal processing such as all mathematical and logic operations in digital processes can be performed by Boolean logic functions. Boolean logic functions can be implemented by logic gates. Logic gates are key elements to realize digital signal processing. In today's communication network equipment, signal processing in the electrical domain faces significant challenges such as digital processor speeds and power consumption that demand sub-nanometer scaling of the circuits' transistor sizes. One possible solution is deployment of a converged electrical and optical systems that process a part of task in optical and another part in electrical domain. However, signal conversion from optical to electrical and vice versa is a most challengeable part of the network that causes significant delay and congestion in the network.
To overcome this problem deployment of fully optical signal processing provides the ability to process data signals at multi-gigahertz speeds and modify the information content of data signals while, simultaneously, preserving certain properties of the physical carrier in a converged optical and wireless communication environment.
Implementing digital gates of the data processors in the optical domain presents key challenges. The first challenge is performing Boolean logic operations in optical domain for deployment of Boolean logic functions. The second challenge is integration of optical subsystems. The third challenge is the required space and size of electro-optical components and devices. Increasing the integration rate of photonics devices will allow fully optical signal processing in future data processors. This requires suitable design and implementation of corresponding key components and devices to progress. This paper is focused on the design and implementation of optical logic gates based on an Optical Hard Limiter (OHL) deployment.
The rest of this paper is organized as follows: In section II the architecture of a proposed all-optical logic gate and the OHL architecture which is the main building block of the optical logic gate is presented and its mathematical modelling and analysis are explained. In section III, the simulation and discussion of the OHL and optical logic gates architecture using Optiwave-Optisystem simulation tools are presented together with the components parameters used in the simulation. Finally, conclusions are presented in section IV.
II. ALL-OPTICAL LOGIC GATE ARCHITECTURE
The proposed all-optical gate is shown in Figure 1 In sub-section A below we discuss details of the OHL architecture and in sub-section B the all-optical logic gates.
A. Optical Hard Limiter Architecture
Optical limiters are nonlinear devices, which have a linear transfer function at low intensities and strongly attenuate the beam at high intensities to mitigate the impact of high intensity light beams based on different optical physical properties. Hard Limiters have different applications in analogue signal processing and data converters; an optical hard limiter is placed at the front end of an optical decoder, [3] . Here, the optical limiter behaves like an optical comparator and switches simultaneously. If the input signal power is higher than a defined threshold level the signal will be transmitted to the output with a specific power but if the input signal power is less than the threshold level it will be significantly attenuated. The hardlimiting properties of a device are expressed by its ability to provide power amplitude equalization, [1] . The deployment of an optical hard-limiter is an effective way of alleviating the deteriorating effect of beat noise, [2] .
The OHL function proposed in this paper is completely different from that of a general purpose optical limiter. As shown in Figure The proposed OHL is designed based on the self-phasemodulation (SPM) phenomenon using Highly Non-Linear Fibre (HNLF) as the nonlinear medium. The main contribution of the paper is an investigation of the impact of the Kerr nonlinearity of the fibre on the slope of the transfer function of the OHL.
If an optical pulse is passed through a nonlinear medium because of the SPM phenomenon the spectrum of the signal is broadened proportional to the intensity of the input pulse. In this model, the nonlinear medium can be a Highly NonLinear Fibre (HNLF) or a Semiconductor Optical Amplifier (SOA) [4] [6] [7] . The proposed OHL architecture is shown in Figure 3 . In this scheme an optical pulse after passing through an optical pre-amplifier is fed to the nonlinear medium.
An Erbium Doped Fibre Amplifier (EDFA) preamplifier can be deployed to provide enough power to cause the SPM phenomenon. Because of the considerable carrier recovery time limitation of the SOA in a very high-speed data link, it is not suitable for very high data rates, [4] [8] . However, the quasi-instantaneous response time of Kerr nonlinearity in the optical fibre makes the system appropriate for high bit-rate operations, therefore the HNLF is suitable for the proposed architecture [8] .
The amplified pulses are launched into the HNLF. Because of the SPM phenomenon in the HNLF medium, broadening of the passing pulses spectrum is proportional to the input pulse intensity. The input optical pulse frequency components at the leading edge of the pulse shift to a lower frequency range and the frequency components at the trailing edge shift to a higher frequency range. The total frequency shift   caused by SPM is given by:
where eff L is the effective length of the propagation medium,  is the fibre nonlinearity, ) (t E in is the electrical field corresponding to the optical pulse at the input of the HNLF and 
is the quantity of spectrum wavelength widening of the corresponding specific threshold power level th P . 
In an alternative arrangement, it can be supposed that the power of the optical signal ) (t P in is attenuated by rate A, a constant larger than one, in passing through the HNLF. In this case the power of the attenuated signal ) ( ' t P S can be approximated by: 
where H P and L P are output power levels of the OHL that represent logic '1' and '0', respectively.
B. Optical Gates Architecture
Deployment of AND and OR gates is shown based on the architecture in Figure 4 . The output power of the Laser Diode (LD) as continuous wave light source in LD P  is fed to the symmetrical splitter (SP 1 ). 10. (10) and
where  is the insertion loss of the modulator, and DC bias signal  V is a half-phase voltage [11] . The added signals using an optical coupler (CP1) are given by:
The optical signal at the output of CP 1 
III. SIMULATION RESULTS AND DISCUSSION
In this section first simulation and discussion about the OHL is presented and then based on the simulation results the optical logic gates are designed and simulated.
Based on equation (1), there are three choices to set the power threshold level of the limiter such as changing the EDFA gain, HNLF parameters, and OBPF wavelength and bandwidth. Depending on the relationship between the widened pulse spectrum and the detuned OBPF position, the maximum phase shift of the SPM, Max It is clear that the transfer function based on this design criteria represents the preferred operational regime. Figure  7 (a) shows the OHL response for input powers up to 90 nm, Figure 7 (b) shows it for input powers up to 10 nm. Figure 7 (a) shows that increasing the EDFA fibre length increases the amplifier gain which will result in greater broadening of the signal spectrum and an increase in the threshold wavelength of the OHL. Furthermore, by increasing the EDFA gain, the OHL transfer function becomes sharper and the transition slope is increased.
Suitable transfer functions are related to EDFA with fibre length greater than 3m. The preferred transfer function represents an appropriate OHL that could be used in alloptical gates that are discussed next as well as an optical quantizer for the implementing of a data regenerator, and optical data converters [9] [10] . Figure 8 shows the simulated waveforms of the inputs and outputs of the AND and OR gates. In this paper, proposed optical logic gates are simulated based on an OHL which is designed based on the SPM phenomenon using a HNLF as a nonlinear medium. The simulation of the modelled system using the OptiwaveOptisystem simulation tool is presented together with the components parameters used in the simulation. The impact of the Kerr nonlinearity of the fibre and the impact of the optical amplifier gain on the slope of the transfer function of the OHL has been investigated for choosing suitable OHL for implementing the optical logic AND and OR operations. The simulated gates functionalities are demonstrated at 200 GHz.
